題號: 430 國立臺灣大學 105 學年度碩士班招生考試試題

節次: 7

題號: 430 共 · 頁之第 / 頁

1. (21%) Semiconductor physics

- (a) (1%) In a p-type bulk semiconductor at room temperature, since hole concentration is NOT equal to electron concentration, the entire material is NOT neutral. True or false?
- (b) (3%) Assume in intrinsic Si, the bandgap is 1.1 eV at room temperature, $N_c = 3 \times 10^{19}$ cm⁻³, and $N_v = 1.5 \times 10^{19}$ cm⁻³, what's the intrinsic carrier concentration?
- (c) (4%) At room temperature, what are n (electron density, cm⁻³) and $E_C E_F$ (eV) if the semiconductor is doped uniformly with donors of $N_D = 10^{17}$ cm⁻³? Use $N_C = 3 \times 10^{19}$ cm⁻³ for your calculation.
- (d) (4%) Please plot the carrier concentration (with $N_D=10^{17}~{\rm cm}^{-3}$) vs. temperature (20 K ~ 800 K).
- (e) (1%) What's the dominant mechanism for current conduction in a semiconductor with non-zero carrier gradient without any external electric field?
- (f) (1%) What's the dominant mechanism for current conduction in a semiconductor with a uniform carrier concentration under non-zero electric field?
- (g) (7%) What are the two major scattering mechanisms for carrier transport in semiconductors? Please make a plot of mobility vs. temperature and explain why.

2. (36%) P/N junction and BJT

- (a) <u>(5%)</u> Please draw the band diagram of a Si pn junction with non-degenerate doping levels for both p and n regions. Note it's in equilibrium. Label Ec, Ev, Ei, Ef, and depletion region.
- (b) (1%) If you replace Si with Ge for your diode, what do you expect for your turn-on voltage (Si ~ 1.12 eV and Ge ~ 0.66 eV), increase or decrease compared to Si?
- (c) (5%) For an npn BJT (bipolar junction transistor), there exist two "pn junctions" connected via base region. Isn't the same as two "diodes" back-to-back connected? Please argue your answers.
- (d) (8%) Please draw the minority carrier concentration vs. distance (from emitter to base then to collector) for an npn BJT of N_E > N_B > N_C in forward-active mode (i.e. V_{BE} > 0 and V_{BC} < 0). Please also label the depletion regions and the equilibrium minority carrier levels in all regions. Note: <u>It's important to consider the effect of different doping concentrations in the emitter, base, and collector regions.</u>
- (e) (8%) A common-emitter amplifier of a BJT is shown in Fig. 2-1 (p. 2), please draw the small-signal circuit by assuming $C_{C1} \rightarrow \infty$, $C_{C2} \rightarrow \infty$, and $C_E \rightarrow \infty$.
- (f) (9%) Find R_{in}, R_o, and A_v if $V_{cc}=V_{EE}=10\,\mathrm{V},~V_{T}=0.025\,\mathrm{V},~V_{A}=100\,\mathrm{V},~I=1\,\mathrm{mA},~\beta=100$, $R_{c}=8\,\mathrm{k}\Omega,~R_{B}=r_{o}=100\,\mathrm{k}\Omega,~R_{L}=R_{sig}=5\,\mathrm{k}\Omega,$ and $R_{e}=223\,\Omega.$

國立臺灣大學 105 學年度碩士班招生考試試題

題號: 430 科目:電子學(E) 節次: 7

題號: 430

共 } 頁之第 2~ 頁

 v_{cc} R_{sig} V_{cc} V_{cc} V_{c} R_{sig} R_{c} R_{c}

Fig. 2-1

3. (43%) MOSFET

For a conventional n-type MOSFET, the source and drain are n-type and the substrate is p-type bulk material (Fig. 3-1). Assume no work function difference between metal and substrate (i.e. $V_{FB} = 0$)




Fig. 3-1

- (a) (3%) Please draw the boundary of depletion regions for n-type MOSFET and label the regions if $V_g > V_{th}$ and $V_{ds} > 0$. Note: Re-plot the figure in your answer sheet.
- (b) (4%) If we apply a positive gate bias (< V_{th}), the device is OFF and NO current conduction occurs, meaning no carriers (electrons) in the channel. However, based on charge conservation and Gauss' law, where are the missing negative charges and what are they?
- (c) (4%) If we replace the substrate type with n-type Si, which is the same as source and drain, but less doping (Fig. 3-2), when the device is OFF ($V_{gs} < V_{th}$), the device has huge leakage current between source and drain. Where is it from? Please re-plot the device and label the leakage current path on your answer sheet.

接次頁


國立臺灣大學 105 學年度碩士班招生考試試題

題號: 430 科目:電子學(E)

節次: 7

題號: 430

共 占 頁之第



- (d) (4%) Following (c), if we use a SOI (silicon on insulator, see Fig. 3-3) as substrate materials with an ultrathin Si layer (~ 5 nm) on top of the oxide, we can reduce the leakage current. Please explain.
- (e) (8%) See Fig. 3-4, assume $k_n' = 4k_p' = 400 \, \mu\text{A/V}^2$ and $V_{tn} = -V_{tp} = 0.4 \, V$. As terminals A and B are grounded and the overdrive voltage is 0.2 V, please specify W/L for Q₁, Q₂, Q₃, and Q₄ conducting a drain current of 200 μA. Write down your equations and fill in the values of W/L for different transistors in Table 3-1. Remake your Table in your answer sheet.




Fig. 3-4

Table 3-1

	Q ₁ /Q ₂ /Q ₈	Q3/Q4	Q5/Q7	Q ₆
W/L				

- (f) (6%) Find the common-mode range of input voltage at terminals A and B.
- (4%) Find the allowable range of the output voltage (v_o).
- (h) (10%) With $v_A = \frac{v_{id}}{2} = -v_B$, find the voltage gain $\frac{v_o}{v_{id}}$. Assume Early voltage is 5 V.

試題隨卷繳回